# **CLAIMS**

## What is claimed is:

1	An integrated circuit package, comprising:
2	a first chip having a first side and a second side, the first and second sides
3	having a first plurality of conductive pads formed thereon, at least one conductive
4	pad on the first side being electrically connected to a conductive pad on the second
5	side, the first side containing active circuitry of the first chip;
6	a first layer formed on the second side and having a first cutout;
7	a second chip disposed in the first cutout;
8	a second layer formed on the first layer and having a second cutout;
9	a third chip disposed in the second cutout;
10	a third layer formed on the second layer and the third chip; and
11	an interconnect formed in the one or more of the first, second or third layers
12	to electrically connect at least one conductive pad of the first plurality of conductive
13	pads to one or more of the second and third chips.

- 1 2. The integrated circuit package of claim 1, wherein the interconnect further 2 comprises a second plurality of conductive pads on an exposed surface of one or 3 more of the first, second or third layers.
  - 3. The integrated circuit package of claim 1, further comprising:
- 2 a polymer layer formed on the first side; and

1

### Attorney Docket: 042390.P12134D

- 3 a second interconnect disposed in the polymer layer, the second interconnect
- 4 electrically connected to conductive pads of the first plurality of conductive pads on
- 5 the first side, the second interconnect including third conductive pads on an
- 6 exposed surface of the polymer layer.
- 1 4. The integrated circuit package of claim 1, wherein the first, second and third
- 2 layers comprise a polymer material.
- 1 5. The integrated circuit package of claim 1, further comprising:
- a first plurality of conductive bumps electrically connected to conductive pads
- 3 on the first side of the first chip; and
- 4 a second plurality of conductive bumps on at least one exposed surface of
- 5 one or more of the first, second or third layers, the first chip being disposed between
- 6 the first and second plurality of conductive bumps.
- 1 6. The integrated circuit package of claim 5, further comprising a ball grid array
- 2 structure coupled to the first plurality of conductive bumps.
- 1 7. The integrated circuit package of claim 5, wherein the second plurality of
- 2 conductive bumps to provide test access points.
- 1 8. The integrated circuit package of claim 1, wherein the second chip is joined to
- 2 the first chip to form a flip-chip structure.
- 1 9. The integrated circuit package of claim 1, wherein the interconnect comprises
- 2 metal deposited in a electroless deposition process.

- 1 10. The integrated circuit package of claim 1, wherein the first, second and third
- 2 chips are thinned chips.
- 1 11. The integrated circuit package of claim 1, wherein the first, second and third
- 2 chips are part of a single wafer before being singulated together in a single package.
- 1 12. The integrated circuit package of claim 1, wherein the second chip has a
- 2 thickness of about 75 μm.
- 1 13. The integrated circuit package of claim 1, wherein the third chip has a
- 2 thickness of about 50 μm.
- 1 14. An integrated circuit package, comprising:
- a first chip having a first side and a second side, the first and second sides
- 3 having a first plurality of conductive pads formed thereon, at least one conductive
- 4 pad on the first side being electrically connected to a conductive pad on the second
- 5 side, the first side containing active circuitry of the first chip;
- a first layer formed on the second side and having a first hole;
- a second chip disposed in the first hole;
- 8 a second layer formed on the first layer and having a second hole;
- 9 a third chip disposed in the second hole;
- a third layer formed on the second layer and the third chip; and
- an interconnect formed in the one or more of the first, second or third layers
- 12 to electrically connect at least one conductive pad of the first plurality of conductive
- pads to one or more of the second and third chips.

#### Attorney Docket: 042390.P12134D

1 1	5.	The integrated	circuit package	of claim 14.	, wherein th	ie interconnect	further
-----	----	----------------	-----------------	--------------	--------------	-----------------	---------

- 2 comprises a second plurality of conductive pads on an exposed surface of one or
- 3 more of the first, second or third layers.
- 1 16. The integrated circuit package of claim 14, further comprising:
- 2 a polymer layer formed on the first side; and
- a second interconnect disposed in the polymer layer, the second interconnect
- 4 electrically connected to conductive pads of the first plurality of conductive pads on
- 5 the first side, the second interconnect including third conductive pads on an
- 6 exposed surface of the polymer layer.
- 1 17. The integrated circuit package of claim 14, further comprising:
- a first plurality of conductive bumps electrically connected to conductive pads
- 3 on the first side of the first chip; and
- 4 a second plurality of conductive bumps on at least one exposed surface of
- 5 one or more of the first, second or third layers, the first chip being disposed between
- 6 the first and second plurality of conductive bumps.
  - 18. An integrated circuit package, comprising:
- a first chip having a first side and a second side, the first and second sides
- 3 having a first plurality of conductive pads formed thereon, at least one conductive
- 4 pad on the first side being electrically connected to a conductive pad on the second
- 5 side, the first side containing active circuitry of the first chip;
- a first layer formed on the second side and having a first hole;
- 7 a second chip disposed in the first hole, wherein the second chip is in contact
- 8 with the second side;

1

## Attorney Docket: 042390.P12134D

5

6

9		a second layer formed on the second chip and having a second hole;					
10	a third chip disposed in the second hole, wherein the third chip is in contact						
11	with the second chip;						
12		a third layer formed on the third chip; and					
13		an interconnect formed in the one or more of the first, second or third layers					
14	to electrically connect at least one conductive pad of the first plurality of conductive						
15	pads to one or more of the second and third chips.						
1	19.	The integrated circuit package of claim 18, wherein the interconnect further					
2	comprises a second plurality of conductive pads on an exposed surface of one or						
3	more of the first, second or third layers.						
1	20.	The integrated circuit package of claim 18, further comprising:					
2		a polymer layer formed on the first side; and					
3		a second interconnect disposed in the polymer layer, the second interconnect					
4	electi	rically connected to conductive pads of the first plurality of conductive pads on					

the first side, the second interconnect including third conductive pads on an

exposed surface of the polymer layer.